Engineer at Altera - San Jose, California, United States
Mask Layout Design Engineer
Contact Ming Lai
Quality manager
Contact Phaik Khor
Senior Engineer
Contact Kenny Chan
Application Engineer
Contact Yip Hou
MTS IP Application Engineer
Contact Cher Yap
Test Development Engineer
Contact He-Xiang Khew
Manager of Package Design Solution (SI/PI and Substrate)
Contact Yee Yew
Altera Intel and Altera have joined forces. Keep up on how we're better together at our new LinkedIn page: https://lnkd.in/gdwcnyS